

WO2004001799

Publication Title:

METHOD FOR FABRICATING A GATE STRUCTURE OF A FIELD EFFECT TRANSISTOR

Abstract:

Abstract of WO 2004001799

(A2) Translate this text A method for fabricating features on a substrate having reduced dimensions. The features are formed by defining a first mask on regions of the substrate. The first mask is defined using lithographic techniques. A second mask is then conformably formed on one or more sidewalls of the first mask. The features are formed on the substrate by removing the first mask and then etching the substrate using the second mask as an etch mask.

Courtesy of <http://v3.espacenet.com>

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
31 December 2003 (31.12.2003)

PCT

(10) International Publication Number
WO 2004/001799 A2

(51) International Patent Classification⁷: **H01L**
(21) International Application Number:
PCT/US2003/019250

Santa Clara, CA 95051 (US). **MUI, David, S., L.**; 48472
Arkansas Place, Fremont, CA 94539 (US). **BENCHER,**
Christopher, Dennis; 1251 Hazlett Court, San Jose, CA
95131 (US).

(22) International Filing Date: 18 June 2003 (18.06.2003)

(74) Agents: **PATTERSON, B., Todd** et al.; Moser, Patterson
& Sheridan, L.L.P., 3040 Post Oak Boulevard, Suite 1500,
Houston, TX 77056 (US).

(25) Filing Language: English

(26) Publication Language: English

(81) Designated States (*national*): CN, JP, KR, SG.

(30) Priority Data:
60/390,544 20 June 2002 (20.06.2002) US
60/398,042 22 July 2002 (22.07.2002) US
10/463,460 16 June 2003 (16.06.2003) US

(84) Designated States (*regional*): European patent (AT, BE,
BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU,
IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

Published:


— without international search report and to be republished
upon receipt of that report

(71) Applicant: **APPLIED MATERIALS, INC.** [US/US];
3050 Bowers Avenue, Santa Clara, CA 95054 (US).

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(72) Inventors: **LIU, Wei**; 5035 Moorpark Avenue, San Jose,
CA 95129 (US). **LILL, Thorsten, B.**; 88 Muir Avenue,

(54) Title: METHOD FOR FABRICATING A GATE STRUCTURE OF A FIELD EFFECT TRANSISTOR



(57) Abstract: A method for fabricating features on a substrate having reduced dimensions. The features are formed by defining a first mask on regions of the substrate. The first mask is defined using lithographic techniques. A second mask is then conformably formed on one or more sidewalls of the first mask. The features are formed on the substrate by removing the first mask and then etching the substrate using the second mask as an etch mask.

METHOD FOR FABRICATING A GATE STRUCTURE OF A FIELD EFFECT TRANSISTOR

BACKGROUND OF THE INVENTION

Field of the Invention

- 5 **[0001]** The present invention generally relates to a method for fabricating devices on semiconductor substrates. More specifically, the present invention relates to a method for fabricating a gate structure of a field effect transistor.

Description of the Background Art

- 10 **[0002]** Ultra-large-scale integrated (ULSI) circuits typically include more than one million transistors that are formed on a semiconductor substrate and cooperate to perform various functions within an electronic device. Such transistors may include complementary metal-oxide-semiconductor (CMOS) field effect transistors.

- 15 **[0003]** A CMOS transistor includes a gate structure that is disposed between a source region and a drain region defined in the semiconductor substrate. The gate structure generally comprises a gate electrode formed on a gate dielectric material. The gate electrode controls a flow of charge carriers, beneath the gate dielectric, in a channel region that is formed between the drain and source regions, so as to turn the transistor on or off. The channel, drain and source regions are collectively referred to in the art as a "transistor junction". There is a constant trend to reduce the dimensions
20 of the transistor junction and, as such, decrease the gate electrode width in order to facilitate an increase in the operational speed of such transistors.

- 25 **[0004]** In a CMOS transistor fabrication process, a lithographically patterned mask is used during etch and deposition processes to form the gate electrode. However, as the dimensions of the transistor junction decrease (*e.g.*, dimensions less than about 100 nm), it is difficult to accurately define the gate electrode width using conventional lithographic techniques.

[0005] Therefore, there is a need in the art for a method of fabricating a gate structure of a field effect transistor having reduced dimensions.

SUMMARY OF THE INVENTION

5 [0006] The present invention is a method for fabricating features on a substrate having reduced dimensions. The features are formed by defining a first mask on regions of the substrate. The first mask is defined using lithographic techniques. A second mask is then conformably formed on one or more sidewalls of the first mask. The features are formed on the substrate by removing the first mask and then etching the substrate using the second mask as an etch mask.

10 [0007] In one embodiment of the present invention a gate structure of a field effect transistor is fabricated. The gate structure comprises a gate electrode formed on a gate dielectric layer. The gate structure is fabricated by depositing a first mask layer on a gate electrode layer formed on a substrate over a plurality of regions wherein transistor junctions are to be defined. A first mask is lithographically defined in the first
15 mask layer. A second mask is then conformably formed on one or more sidewalls of the first mask. The gate electrode is formed by removing the first mask and etching the gate electrode layer using the second mask as an etch mask.

BRIEF DESCRIPTION OF THE DRAWINGS

20 [0008] The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:

[0009] FIGS. 1A and 1B depict a flow diagram of a method of fabricating a gate structure of a field effect transistor in accordance with the present invention;

25 [0010] FIGS. 2A-2Q depict schematic, cross-sectional and top plan views of a substrate having a gate structure being formed in accordance with the method of FIGS. 1A-1B; and

[0011] FIG. 3 depicts a schematic diagram of an exemplary plasma processing apparatus of the kind used in performing portions of the inventive method.

[0012] To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.

5 **[0013]** It is to be noted, however, that the appended drawings illustrate only exemplary embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

DETAILED DESCRIPTION

10 **[0014]** The present invention is a method for fabricating features on a substrate having reduced dimensions. The features are formed by defining a first mask on regions of the substrate. The first mask is defined using lithographic techniques. A second mask is then conformably formed on one or more sidewalls of the first mask. The features are formed on the substrate by removing the first mask and then etching
15 the substrate using the second mask as an etch mask.

[0015] The present invention is illustratively described with reference to a method for fabricating a gate structure of a field effect transistor on a substrate. The gate structure comprises a gate electrode formed on a gate dielectric layer. The gate structure is fabricated by depositing a gate electrode layer on a gate dielectric layer
20 over a plurality of regions wherein transistor junctions are to be defined on the substrate. A first mask is lithographically formed on regions of the gate electrode layer between adjacent regions wherein the transistor junctions are to be formed. Second masks are then conformably formed on one or more sidewalls of the first mask, such that each second mask is positioned above a channel region of a transistor junction to
25 be formed. The gate structure is completed by removing the first mask and then etching the gate electrode layer to the gate dielectric layer using the second mask as an etch mask.

[0016] The thickness of the second mask conformably formed on one or more sidewalls of the first mask is used to determine the width of the gate electrodes of the transistors. Such second mask width depends on a deposition process rather than on a lithography process advantageously providing gate widths less than 30 nm.

5 **[0017]** FIGS. 1A-1B together depict a flow diagram of a process sequence 100 for fabricating a gate electrode in accordance with the present invention. The sequence 100 comprises process steps that are performed upon a gate electrode film stack during fabrication of a field effect transistor (e.g., CMOS transistor).

10 **[0018]** FIGS. 2A-2Q depict a sequence of schematic cross-sectional views (FIGS. 2A-2H, 2J, 2N-2Q) and top plan views (FIGS. 2I, 2K-2M) of a substrate showing a gate electrode being formed thereon using process sequence 100 of FIG. 1. To best understand the invention, the reader should simultaneously refer to FIGS. 1A-1B and 2A-2Q. The views in FIGS. 2A-2Q relate to individual processing steps that are used to form the gate electrode. Sub-processes and lithographic routines (e.g.,
15 exposure and development of photoresist, wafer cleaning procedures, and the like) are not shown in FIGS. 1A-1B and FIGS. 2A-2Q. The images in FIGS. 2A-2Q are not depicted to scale and are simplified for illustrative purposes.

[0019] Process sequence 100 begins at step 101 by forming a gate electrode stack 202 on a wafer 200 (FIG. 2A). The wafer 200, e.g., a silicon (Si) wafer, has
20 source regions (wells) 234 and drain regions (wells) 232 that are separated by a channel region 236 wherein junctions are to be formed shown in phantom.

[0020] The gate electrode stack 202 comprises a gate electrode layer 206 formed on a dielectric layer 204. The gate electrode layer 206 is formed, for example, of doped polysilicon (Si) to a thickness of up to about 2000 Angstroms. The dielectric
25 layer 204 is formed, for example, of silicon dioxide (SiO₂) to a thickness of about 20 to 60 Angstroms. The gate dielectric layer 204 may optionally consist of one or more layers of material such as, for example, silicon dioxide (SiO₂), hafnium silicon dioxide (HfSiO₂) and aluminum oxide (Al₂O₃) to a thickness equivalent to that of the single silicon dioxide (SiO₂) layer. It should be understood, however, that the gate electrode

stack 202 may comprise layers formed from other materials or layers having different thicknesses.

[0021] The layers that comprise the gate electrode stack 202 may be deposited using a vacuum deposition technique such as atomic layer deposition (ALD), physical vapor deposition (PVD), chemical vapor deposition (CVD), evaporation, and the like. Fabrication of the CMOS field effect transistors may be performed using the respective processing modules of CENTURA®, ENDURA®, and other semiconductor wafer processing systems available from Applied Materials, Inc. of Santa Clara, California.

[0022] At step 104, a first mask layer 226 and a dielectric anti-reflective coating (DARC) 208 are sequentially formed on the gate electrode layer 206 (FIG. 2B). In one illustrative embodiment, the first mask layer 226 comprises a layer of amorphous carbon (i.e., α carbon) to a thickness of about 300 to about 500 Angstroms, while the dielectric anti-reflective coating (DARC) layer 208 may comprise silicon oxynitride (SiON), silicon dioxide (SiO₂), and the like, to a thickness of about 100 to about 300 Angstroms. The DARC layer 208 functions to minimize the reflection of the light during patterning steps. As feature sizes are reduced, inaccuracies in etch mask pattern transfer processes can arise from optical limitations that are inherent to the lithographic process, such as, for example, light reflection. Mask layer 226 and DARC layer 208 deposition techniques are described in commonly assigned U.S. Patent Application Serial No. 09/590,322, filed June 8, 2000 (Attorney Docket No. 4227) and 09/905,172 filed July 13, 2001 (Attorney Docket No. 4227-02), which are herein incorporated by reference.

[0023] At step 106, a first patterned photoresist mask 212 is formed on the dielectric anti-reflective coating (DARC) layer 208 in region 221 (FIG. 2C). The first patterned photoresist mask 212 is formed using a conventional lithographic patterning routine, i.e., photoresist is exposed through a mask, developed, and the undeveloped portion of the photoresist is removed. The developed photoresist is generally a carbon-based polymer that remains as an etch mask on top of the DARC layer 208 in the region 221 that is intended to be protected during an etch process (FIG. 2C). The photoresist mask 212 has a line width 207 (e.g., about 100 nm) and a space 209 (e.g.,

about 150 nm) which together define the pitch 214 (i.e., line width plus space, 100 nm + 150 nm = 250 nm). The photoresist 212 is positioned on the DARC layer 208 such that the region 221 is centered above and between where the pairs 250 of adjacent transistors 252 and 254 are to be formed.

5 **[0024]** At step 108, the line width 207 of the photoresist mask 212 may optionally be reduced to a desired value 211 (e.g., about 40 to 80 nm) using a photoresist mask trimming process (FIG. 2D). The line width 207 may be trimmed to more accurately center the photoresist mask 212 above and between where the pairs 250 of adjacent transistors 252 and 254 are to be formed. The mask trimming process is a plasma
10 process that uses an oxygen-based chemistry to perform isotropic etching of the photoresist. The trimming process decreases the line width 207 (FIG. 2C) to a desired value 211, as well as decreases the height of the photoresist mask 212. The trimmed mask 212 protects a region 223 (FIG. 2D) that is narrower than the region 221 (FIG. 2C).

15 **[0025]** The line width 211 of the trimmed mask 212 is selected to be equal to the space critical dimension (CD) for the gate pairs 250 to be fabricated. The space 213 is selected to be not greater than an interval 219 between the adjacent pairs (e.g., pairs 250 and 260) of the transistors 252, 254.

20 **[0026]** The photoresist mask trimming process is desirable when resolution of the lithographic patterning process is insufficient for transferring an accurate image of the gate structure into a photoresist mask 212.

25 **[0027]** Step 108 can be performed in an etch reactor such as a Decoupled Plasma Source (DPS) II module of the **Centura®** system available from Applied Materials, Inc. of Santa Clara, California. The DPS II module uses a 2 MHz inductive plasma source to produce a high-density plasma. The wafer is biased by a 13.56 MHz bias source. The decoupled nature of the plasma source allows independent control of ion energy and ion density. The DPS II module is described in more detail in reference to FIG. 3 below.

[0028] In one illustrative embodiment, the width of the mask 212 is trimmed using a plasma comprising hydrogen bromide (HBr) at a flow rate of 3 to 200 sccm, oxygen at a flow rate of 5 to 100 sccm (corresponds to a HBr:O₂ flow ratio ranging from 1:30 to 40:1) and argon (Ar) at a flow rate of 10 to 200 sccm. The plasma is generated using
5 a plasma power of 200 to about 2000 W and a bias power of 0 to 300 W, a wafer pedestal temperature between 0 to 80 degrees Celsius and a chamber pressure of about 2 to 30 mTorr.

[0029] One exemplary photoresist trimming process is performed uses HBr at a flow rate of 80 sccm, O₂ at a flow rate of 28 sccm (i.e., a HBr:O₂ flow ratio of about
10 2.5:1), Ar at a flow rate of 20 sccm, a plasma power of 500 W, a bias power of 0 W, and a wafer pedestal temperature of 65 degrees Celsius at a chamber pressure of 4 mTorr.

[0030] At step 110, the pattern of the etch mask is transferred through the DARC layer 208 and the amorphous carbon masking layer 226 (FIG. 2E) to form a first mask
15 220. During step 110 the DARC layer 208 is etched using a fluorocarbon gas (e.g., carbon tetrafluoride (CF₄), sulfur hexafluoride (SF₆), trifluoromethane (CHF₃), difluoromethane (CH₂F₂), and the like). Thereafter, the amorphous carbon masking layer 226 is etched using an etch process that includes a gas (or gas mixture) comprising hydrogen bromide (HBr), oxygen (O₂), and at least one inert gas, such as,
20 for example, argon (Ar), helium (He), neon (Ne), and the like. Herein the terms "gas" and "gas mixture" are used interchangeably. In one embodiment, step 110 uses the photoresist mask 212 as an etch mask and the gate electrode layer 206 as an etch stop layer. Alternatively, an endpoint detection system of the etch reactor may monitor plasma emissions at a particular wavelength to determine an end of the etch process.
25 Further, both etch processes of step 110 may be performed in-situ (i.e., in the same etch reactor).

[0031] In one illustrative embodiment, the DARC layer 208 comprising silicon oxynitride (SiON) is etched using carbon tetrafluoride (CF₄) at a flow rate of 40 to 200 sccm, argon (Ar) at a flow rate of 40 to 200 sccm (i.e., a CF₄:Ar flow ratio of 1:5 to
30 5:1), plasma power of 250 W to 750 W, bias power of 0 to 300 W, and maintaining the

wafer pedestal at a temperature between 40 and 85 degrees Celsius at a chamber pressure of 2 to 10 mTorr. The DARC layer 208 etch process is terminated by observing the magnitude of the plasma emission spectrum at 3865 Angstroms, which will drop significantly after the underlying amorphous carbon masking layer 226 is reached, and subsequently conducting a 40 % over etch (i.e., continuing the etch process for 40 % of the time that led up to the observed change in the magnitude of the emission spectra).

[0032] One exemplary silicon oxynitride (SiON) DARC layer 208 etch process is performed using carbon tetrafluoride (CF₄) at a flow rate of 120 sccm, argon (Ar) at a flow rate of 120 sccm (i.e., a CF₄:Ar flow ratio of about 1:1), a plasma power of 360 W, a bias power of 60 W, a wafer pedestal temperature of about 65 degrees Celsius and a chamber pressure of 4 mTorr.

[0033] In one illustrative embodiment, the amorphous carbon masking layer 226 is etched using hydrogen bromide (HBr) at a flow rate of 20 to 100 sccm, oxygen (O₂) at a flow rate of 5 to 60 sccm (i.e., a HBr:O₂ flow ratio of 1:3 to 20:1) argon (Ar) at a flow rate of 20 to 100 sccm, plasma power of 500 W to 1500 W, bias power of 0 to 300 W, and maintaining the wafer pedestal at a temperature between 40 and 85 degrees Celsius at a chamber pressure of 2 to 10 mTorr. The amorphous carbon masking layer 226 etch process is terminated by observing the magnitude of the plasma emission spectrum at 4835 Angstroms, which will drop significantly after the underlying gate electrode layer 206 is reached, and subsequently conducting a 30 % over etch to remove residues (i.e., continuing the etch process for 30 % of the time that led up to the observed change in the magnitude of the emission spectra).

[0034] One exemplary amorphous carbon masking layer 226 etch process is performed using hydrogen bromide (HBr) at a flow rate of 60 sccm, oxygen (O₂) at a flow rate of 20 sccm (i.e., a HBr:O₂ flow ratio of about 3:1), Ar at a flow rate of 60 sccm, a plasma power of 600 W, a bias power of 100 W, a wafer pedestal temperature of 65 degrees Celsius, and a pressure of 4 mTorr. Such process has etch directionality of at least 20:1. Herein the term "etch directionality" is used to describe a ratio of the etch rates at which the amorphous carbon layer 226 is removed on horizontal surfaces

and on vertical surfaces, such as sidewalls 229. During step 110, the high etch directionality of the etch process protects the sidewalls 229 of the photoresist mask 212 and amorphous carbon masking layer 226 from lateral etching and, as such, preserves the dimensions thereof.

5 **[0035]** At step 112, the photoresist mask 212 is removed (or stripped) from the substrate (FIG. 2F). Generally, step 112 is performed using a conventional photoresist stripping process that uses an oxygen-based chemistry, e.g., a gas mixture comprising oxygen and nitrogen. Alternatively, step 112 may use the same gases used for etching the amorphous carbon masking layer 226 in step 110, as well as be performed
10 in the same etch reactor. During step 112, as with step 110, the etching chemistry and process parameters are specifically selected to provide high etch directionality to preserve the dimensions and location of the amorphous carbon masking layer 226. In one illustrative embodiment, steps 110 and 112 are performed in-situ using, e.g., the DPS II module.

15 **[0036]** One exemplary photoresist stripping process is performed using hydrogen bromide (HBr) at a flow rate of 60 sccm, oxygen (O₂) at a flow rate of 20 sccm (i.e., a HBr:O₂ flow ratio of about 3:1), argon (Ar) at a flow rate of 60 sccm, a plasma power of 600 W, a bias power of 100 W, a wafer pedestal temperature of 65 degrees Celsius, and a chamber pressure of 4 mTorr. Such stripping process has etch directionality of
20 at least 10:1, as well as etch selectivity to the DARC film 208 (e.g., silicon oxynitride (SiON)) over photoresist (mask 212) of at least 1:20.

[0037] At step 114, a second mask 214 is conformably deposited onto the wafer 200 (FIG. 2G) using a conventional deposition technique, such as atomic layer deposition (ALD), physical vapor deposition (PVD), chemical vapor deposition (CVD)
25 plasma enhanced CVD (PECVD), and the like. The second mask 214 is deposited to a sidewall thickness 231 sufficient to define the gate electrode width. The second mask 214 is generally formed silicon nitride (Si₃N₄), silicon dioxide (SiO₂), and the like.

[0038] At step 116, the second mask 214 and the DARC layer 208 is etched and removed from the horizontal surfaces (i.e., surface of the polysilicon layer 206 and the

amorphous carbon layer 226, respectively) (FIG. 2H). During step 116, the polysilicon layer 206 is also etched a depth 203 (overetch).

[0039] In one embodiment, the second mask 214 (e.g., silicon nitride (Si_3N_4)) is etched from the horizontal surfaces using a gas mixture comprising carbon tetrafluoride (CF_4) and an inert gas, such as argon (Ar), helium (He), neon (Ne), and the like. Such etch process can be performed using the DPS II module by providing carbon tetrafluoride (CF_4) at a flow rate of 40 to 200 sccm, argon (Ar) at a flow rate of 40 to 200 sccm, plasma power of 250 W to 750 W, bias power of 0 to 300 W, and maintaining the wafer pedestal at a temperature between 40 and 85 degrees Celsius at a chamber pressure of 2 to 10 mTorr. The second mask 214 etch process is terminated by observing the magnitude of the plasma emission spectrum at 2880 Angstroms, which will increase significantly after the underlying polysilicon layer 206 is reached, and subsequently conducting up to 200 % over etch (i.e., continuing the etch process for up to 200 % of the time that led up to the observed change in the magnitude of the emission spectra) to ensure removal of the DARC layer 208.

[0040] One exemplary second mask 214 etch process is performed using carbon tetrafluoride (CF_4) at a flow rate of 120 sccm, argon (Ar) at a flow rate of 120 sccm, a plasma power of 360 W, a bias power of 60 W, a wafer pedestal temperature of about 65 degrees Celsius and a chamber pressure of 4 mTorr.

[0041] As shown in the top plan view of FIG. 2I, step 116 forms adjacent raised structures 270 and 272. Each such structure 270, 272 having a front wall 233, a back wall 235, and sidewalls 237 that are all composed of the vertical portions of the second mask layer 214. After step 116, the masking layer 226 remains only inside structures 270, 272.

[0042] At step 118, masking layer 226 comprising amorphous carbon is removed from the structures 270, 272 (FIG. 2J). The front and back walls 233, 235 of the structures 270 and 272 are illustratively shown in FIG. 2J using broken lines 239. In one embodiment, step 118 may use the stripping process described above with reference to step 112.

[0043] At step 120, a second patterned photoresist mask 240 is formed on the wafer 200 (FIG. 2K). The mask 240 protects portions of sidewalls 237 (shown in phantom) of the structures 270 and 272 while exposing the front walls 233 and back walls 235 of the structures. The mask 240 may be formed using a lithographic patterning process, such as described above in reference to step 106.

[0044] At step 122, structures 270, 272 are etched and the unprotected portions (i.e., front walls 233 and back walls 235) of the structures are removed (FIG. 2L). In one illustrative embodiment, step 124 is performed using the etch process described above with reference to step 116. Step 122 uses the mask 240 as an etch mask and may use the electrode layer 206 as an etch stop layer. Alternatively, unwanted portions of the sidewalls 233 and 235 may be removed after the polysilicon gate electrode is formed as described below.

[0045] At step 124, the mask 240 is stripped (FIGS. 2M and 2N) from the substrate leaving a plurality of second masks 242 formed on the gate electrode layer 206 (e.g., polysilicon layer) above the channel regions where the transistor junctions are to be formed. The width of each second mask 242 corresponds to the width of the gate to be defined in the gate electrode layer 206.

[0046] The second masks 242 protect the regions 241 of the gate electrode layer 206 and exposes the regions 243 and 245 of the layer 206. Each region 241 is positioned above the channel region 236 and portions of the source and drain regions 232 and 234 of the transistors 252 or 254 to be fabricated. Regions 243 relate to the intervals between the gate structures of the transistors 252 and 254 of the same pair (e.g., pair 250 or 260) of the transistors. Similarly, regions 245 relate to the intervals between the adjacent pairs of the transistors.

[0047] At step 126, the gate electrode layer 206 is etched and removed in the regions 243 and 245 (FIG. 2O). As such, step 126 forms a plurality of gate electrodes 216. A gate electrode 216 (e.g., polysilicon gate electrode) has a width 215 that is defined by the width 249 of the second mask 242 and positioned in one of the regions 241. As such, the width 215 of the gate electrode 216 is defined by the sidewall thickness 231 of the second mask layer 214 that is about 10 to 50 nm. Step 126 uses

the second mask 242 as an etch mask and the gate dielectric layer 204 as an etch stop layer.

[0048] In one embodiment, step 126 is performed using the DPS II reactor by providing a gas mixture comprising carbon tetrafluoride, hydrogen bromide (HBr), chlorine (Cl₂), and a dilution of oxygen in helium (He-O₂) is used to etch polysilicon gate electrode layer 206. Generally, step 126 uses carbon tetrafluoride at a rate of 15 to 45 sccm and hydrogen bromide at a rate of 15 to 150 (i.e., a CF₄:HBr flow ratio ranging from 1:10 to 3:1), as well as chlorine at a rate of 30 to 90 sccm and a mixture of 70% He and 30% O₂ at a rate of 6 to 18 sccm. Further, step 126 applies plasma power of 300 to 1500 W and bias power of 40 to 120 W, and maintains a wafer pedestal temperature at 20 to 80 degrees Celsius and a pressure in a process chamber at 2 to 6 mTorr. One exemplary process provides CF₄ at a rate of 35 sccm and HBr at a rate of 125 sccm (i.e., a CF₄:HBr flow ratio of about 1:4), Cl₂ at a rate of 60 sccm, a mixture of 70% He and 30% O₂ at a rate of 8 sccm, plasma power of 600 W, bias power of 80 W, a wafer pedestal temperature of 65 degrees Celsius, and a pressure of 4 mTorr.

[0049] At step 128, the second mask 242 is removed from the gate electrode 216 (FIG. 2P). In one embodiment, step 128 uses a conventional hot phosphoric acid (H₃PO₄) etch process that simultaneously removes the second mask 242, as well as by-products of the etch process of step 126 (FIG. 2P). In one embodiment, the wafer 200 is exposed to a phosphoric acid solution at a temperature of about 160 °C. After the exposure, the wafer 200 is rinsed in distilled water to remove any remaining traces of the phosphoric acid etchant. Such phosphoric acid etchant process can be performed using, e.g., an automated wet cleaning module that is described in commonly assigned United States Patent Application Serial No. 09/945,454, filed August 31, 2001 (Attorney Docket No. 4936), which is herein incorporated by reference. Such wet cleaning module is available from Applied Materials, Inc. of Santa Clara, California.

[0050] At step 130, a gate dielectric 247 is etched beneath the gate electrode 216 (FIG. 2Q). To etch the gate dielectric layer 204, step 130 may use, e.g., an etch

process disclosed in commonly assigned US patent application serial 10/194,566, filed July 12, 2002 (Attorney docket number 7269) which is herein incorporated by reference, or other conventional etch process that is suitable for etching the material of the gate dielectric layer 204 with high etch selectivity to the material of the gate electrode 216 and the substrate 200.

[0051] At step 132, the method 100 ends.

[0052] One illustrative embodiment of an etch reactor that can be used to perform the etching step(s) of the present invention is depicted in FIG. 3.

[0053] FIG. 3 depicts a schematic diagram of the DPS II etch reactor 300 that may be used to practice the inventive method. The process chamber 310 comprises at least one inductive coil antenna segment 312, positioned exterior to a dielectric ceiling 320. Other modifications may have other types of ceilings, e.g., a dome-shaped ceiling. The antenna segment 312 is coupled to a radio-frequency (RF) source 318 that is generally capable of producing an RF signal having a tunable frequency of about 50 kHz and 13.56 MHz. The RF source 318 is coupled to the antenna 312 through a matching network 319. Process chamber 310 also includes a wafer support pedestal (cathode) 316 that is coupled to a source 322 that is generally capable of producing an RF signal having a frequency of approximately 13.56 MHz. The source 322 is coupled to the cathode 316 through a matching network 324. Optionally, the source 322 may be a DC or pulsed DC source. The chamber 310 also contains a conductive chamber wall 330 that is connected to an electrical ground 334. A controller 340 comprising a central processing unit (CPU) 344, a memory 342, and support circuits 346 for the CPU 344 is coupled to the various components of the DPS etch process chamber 310 to facilitate control of the etch process.

[0054] In operation, the semiconductor wafer 314 is placed on the wafer support pedestal 316 and gaseous components are supplied from a gas panel 338 to the process chamber 310 through entry ports 326 to form a gaseous mixture 350. The gaseous mixture 350 is ignited into a plasma 355 in the process chamber 310 by applying RF power from the RF sources 318 and 322 respectively to the antenna 312 and the cathode 316. The pressure within the interior of the etch chamber 310 is

controlled using a throttle valve 327 situated between the chamber 310 and a vacuum pump 336. The temperature at the surface of the chamber walls 330 is controlled using liquid-containing conduits (not shown) that are located in the walls 330 of the chamber 310.

5 **[0055]** The temperature of the wafer 314 is controlled by stabilizing the temperature of the support pedestal 316 by flowing helium gas from source 348 to channels formed by the back of the wafer 314 and grooves (not shown) on the pedestal surface. The helium gas is used to facilitate heat transfer between the pedestal 316 and the wafer 314. During the processing, the wafer 314 is heated by a
10 resistive heater within the pedestal to a steady state temperature and the helium facilitates uniform heating of the wafer 314. Using thermal control of both the ceiling 320 and the pedestal 316, the wafer 314 is maintained at a temperature of between 0 and 500 degrees Celsius. The RF power applied to the inductive coil antenna 312 has a frequency between 50 kHz and 13.56 MHz and has a power of 200 to 3000 Watts.
15 The bias power of between 0 and 300 Watts is applied to the pedestal 316 may be in a form of a DC, pulsed DC, or RF power.

[0056] To facilitate control of the chamber as described above, the CPU 344 may be one of any form of general purpose computer processor that can be used in an industrial setting for controlling various chambers and sub-processors. The memory
20 342 is coupled to the CPU 344. The memory 342, or computer-readable medium, may be one or more of readily available memory such as random access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote. The support circuits 346 are coupled to the CPU 344 for supporting the processor in a conventional manner. These circuits include cache, power
25 supplies, clock circuits, input/output circuitry and subsystems, and the like. The inventive method is generally stored in the memory 342 as software routine. The software routine may also be stored and/or executed by a second CPU (not shown) that is remotely located from the hardware being controlled by the CPU 344.

[0057] The invention may be practiced using other semiconductor wafer
30 processing systems wherein the processing parameters may be adjusted to achieve

acceptable characteristics by those skilled in the arts by utilizing the teachings disclosed herein without departing from the spirit of the invention.

[0058] Although the forgoing discussion referred to fabrication of the field effect transistor, fabrication of the other devices and structures used in the integrated circuits
5 can benefit from the invention.

[0059] While foregoing is directed to the illustrative embodiment of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

10

What is claimed is:

1. A method of defining a feature on a substrate, comprising:
 - (a) providing a substrate having a material layer formed thereon;
 - (b) forming a first mask on the material layer;
 - 5 (c) forming a second mask on one or more sidewalls of the first mask;
 - (d) removing the first mask; and
 - (e) etching the material layer using the second mask to define at least one feature therein.
2. The method of claim 1 wherein step (b) further comprises:
 - 10 (b1) depositing a first mask layer on the material layer;
 - (b2) forming a photoresist pattern on the first mask layer;
 - (b3) transferring the photoresist pattern through the first mask layer to form the first mask; and
 - (b4) removing the photoresist pattern from the substrate.
- 15 3. The method of claim 1 wherein the first mask comprises at least one of a dielectric antireflective coating (DARC) and an amorphous carbon layer.
4. The method of claim 1 wherein step (c) further comprises;
 - (c1) depositing a second mask layer conformably on the first mask;
 - (c2) removing portions of the second mask layer on horizontal surfaces of
20 the first mask and on horizontal surfaces of the substrate adjacent to the sidewalls of the first mask;
 - (c3) forming a photoresist pattern over selected regions of the second

mask exposing first regions of the second mask conformably deposited on one or more sides of the first mask;

(c4) removing the first regions of the second mask layer exposed on one or more sidewalls of the first mask; and

5 (c5) removing the photoresist pattern.

5. The method of claim 1 wherein the second mask comprises a material selected from the group consisting of silicon dioxide (SiO_2) and silicon nitride (Si_3N_4).

6. The method of claim 1 wherein the material layer formed on the substrate comprises polysilicon.

10 7. A method of fabricating a gate structure of a field effect transistor comprising:

(a) providing a substrate having a gate electrode layer formed on a gate dielectric layer;

(b) forming a first mask on regions of the gate electrode layer;

(c) forming a second mask on one or more sidewalls of the first mask;

15 (d) removing the first mask; and

(e) completing the gate structure by etching the gate electrode layer and the gate dielectric layer using the second mask as an etch mask.

8. The method of claim 7 wherein step (b) further comprises:

(b1) depositing a first mask layer on the gate electrode layer;

20 (b2) forming a photoresist pattern on the first mask layer;

(b3) transferring the photoresist pattern through the first mask layer to form the first mask; and

(b4) removing the photoresist pattern from the substrate.

9. The method of claim 7 wherein the first mask comprises at least one of a dielectric antireflective coating (DARC) and an amorphous carbon layer.

10. The method of claim 7 wherein step (c) further comprises:

(c1) depositing a second mask layer conformably on the first mask;

5 (c2) removing portions of the second mask layer on horizontal surfaces of the first mask and on horizontal surfaces of the substrate adjacent to the sidewalls of the first mask;

(c3) forming a photoresist pattern over selected regions of the second mask exposing first regions of the second mask conformably deposited on one or
10 more sides of the first mask;

(c4) removing the first regions of the second mask layer exposed on one or more sidewalls of the first mask; and

(c5) removing the photoresist pattern.

11. The method of claim 7 wherein the second mask comprises a material
15 selected from the group consisting of silicon dioxide (SiO_2) and silicon nitride (Si_3N_4).

12. The method of claim 7 wherein the gate electrode layer comprises polysilicon.

13. A method of fabricating a field effect transistor on a substrate comprising:

(a) providing a substrate having a gate electrode layer formed on a gate dielectric layer;

20 (b) forming a first mask on regions of the gate electrode layer;

(c) forming a second mask on one or more sidewalls of the first mask;

(d) removing the first mask; and

(e) completing the gate structure by etching the gate electrode layer

and the gate dielectric layer using the second mask as an etch mask.

14. The method of claim 13 wherein step (b) further comprises:

- (b1) depositing a first mask layer on the gate electrode layer;
- (b2) forming a photoresist pattern on the first mask layer;
- 5 (b3) transferring the photoresist pattern through the first mask layer to form the first mask; and
- (b4) removing the photoresist pattern from the substrate.

15. The method of claim 13 wherein the first mask comprises at least one of a dielectric antireflective coating (DARC) and an amorphous carbon layer.

10 16. The method of claim 13 wherein step (c) further comprises:

- (c1) depositing a second mask layer conformably on the first mask;
- (c2) removing portions of the second mask layer on horizontal surfaces of the first mask and on horizontal surfaces of the substrate adjacent to the sidewalls of the first mask;
- 15 (c3) forming a photoresist pattern over selected regions of the second mask exposing first regions of the second mask conformably deposited on one or more sides of the first mask;
- (c4) removing the first regions of the second mask layer exposed on one or more sidewalls of the first mask; and
- 20 (c5) removing the photoresist pattern.

17. The method of claim 13 wherein the second mask comprises a material selected from the group consisting of silicon dioxide (SiO_2) and silicon nitride (Si_3N_4).

18. The method of claim 13 wherein the gate electrode layer comprises polysilicon.




FIG. 1A

2/12


100
(CONTINUED)

FIG. 1B

3/12




FIG. 2A






FIG. 2B



5/12




FIG. 2E




FIG. 2F

6/12




FIG. 2G




FIG. 2H

7/12




FIG. 2I




FIG. 2J

8/12




FIG. 2K




FIG. 2L

9/12




FIG. 2M




FIG. 2N

10/12




FIG. 20




FIG. 2P

11/12




FIG. 2Q

12/12




FIG.3